您的位置: 专家智库 > >

国家自然科学基金(41274047)

作品数:16 被引量:35H指数:4
相关作者:江金光刘江华唐亚男曹佳张澄宇更多>>
相关机构:武汉大学深圳职业技术学院更多>>
发文基金:国家自然科学基金江苏省自然科学基金广东省科技计划工业攻关项目更多>>
相关领域:电子电信电气工程文化科学更多>>

文献类型

  • 16篇中文期刊文章

领域

  • 11篇电子电信
  • 3篇电气工程
  • 2篇文化科学

主题

  • 3篇低功耗
  • 3篇电路
  • 3篇功耗
  • 2篇射频
  • 2篇射频前端
  • 2篇生物医学
  • 2篇锁相
  • 2篇接收机
  • 2篇PHASE_...
  • 2篇GNSS_R...
  • 2篇GPS
  • 2篇LOW_PH...
  • 2篇QVCO
  • 1篇带隙基准
  • 1篇带隙基准电路
  • 1篇单片
  • 1篇单片机
  • 1篇低相噪
  • 1篇低杂散
  • 1篇低中频

机构

  • 10篇武汉大学
  • 1篇深圳职业技术...

作者

  • 9篇江金光
  • 3篇刘江华
  • 3篇唐亚男
  • 2篇曹佳
  • 1篇李小明
  • 1篇许亚兰
  • 1篇李姗姗
  • 1篇张澄宇
  • 1篇李森
  • 1篇熊智慧
  • 1篇周细凤

传媒

  • 6篇Journa...
  • 3篇微电子学
  • 2篇实验室研究与...
  • 1篇科技通报
  • 1篇半导体技术
  • 1篇国防科技大学...
  • 1篇电源技术
  • 1篇压电与声光

年份

  • 1篇2019
  • 1篇2018
  • 2篇2017
  • 6篇2016
  • 3篇2015
  • 2篇2014
  • 1篇2013
16 条 记 录,以下是 1-10
排序方式:
Adaptive switching frequency buck DC-DC converter with high-accuracy on-chip current sensor被引量:1
2015年
A current-mode PWM buck DC-DC converter is proposed. With the high-accuracy on-chip current sen- sor, the switching frequency can be selected automatically according to load requirements. This method improves efficiency and obtains an excellent transient response. The high accuracy of the current sensor is achieved by a simple switch technique without an amplifier. This has the direct benefit of reducing power dissipation and die size. Additionally, a novel soft-start circuit is presented to avoid the inrush current at the starting up state. Finally, this DC-DC converter is fabricated with the 0.5μm standard CMOS process. The chip occupies 3.38 mm2. The accuracy of the proposed current sensor can achieve 99.5% @ 200 mA. Experimental results show that the peak efficiency is 91.8%. The input voltage ranges from 5 to 18 V, while a 2 A load current can be obtained.
江金光黄飞熊智慧
关键词:DC-DC
A low power high gain gain-controlled LNAC+mixer for GNSS receivers被引量:1
2013年
A low power high gain gain-controlled LNA + mixer for GNSS receivers is reported. The high gain LNA is realized with a current source load. Its gain-controlled ability is achieved using a programmable bias circuit. Taking advantage of the high gain LNA, a high noise figure passive mixer is adopted. With the passive mixer, low power consumption and high voltage gain of the LNA + mixer are achieved. To fully investigate the performance of this circuit, comparisons between a conventional LNA + mixer, a previous low power LNA + mixer, and the proposed LNA + mixer are presented. The circuit is implemented in 0.18 #m mixed-signal CMOS technology. A 3.8 dB noise figure, an overall 45 dB converge gain and a 10 dB controlled gain range of the two stages are measured. The chip occupies 0.24 mm2 and consumes 2 mA current under 1.8 V supply.
魏斌斌江金光
关键词:LNAMIXER
A single lithium-ion battery protection circuit with high reliability and low power consumption
2014年
A single lithium-ion battery protection circuit with high reliability and low power consumption is proposed. The protection circuit has high reliability because the voltage and current of the battery are controlled in a safe range. The protection circuit can immediately activate a protective function when the voltage and current of the battery are beyond the safe range. In order to reduce the circuit's power consumption, a sleep state control circuit is developed. Additionally, the output frequency of the ring oscillation can be adjusted continuously and precisely by the charging capacitors and the constant-current source. The proposed protection circuit is fabricated in a 0.5 μm mixed-signal CMOS process. The measured reference voltage is 1.19 V, the overvoltage is 4.2 V and the undervoltage is 2.2 V. The total power is about 9 μW.
江金光李森
关键词:UV
一种用于射频锁相环的快速自动频率控制电路
2017年
基于TSMC 180nm CMOS工艺,设计了一种应用于GNSS接收机锁相环的快速自动频率控制电路。采用准闭环结构,并通过二分查找的方式寻找最优电容阵列控制字,缩短了频率粗调节时间,从而缩短了锁相环的锁定时间。仿真结果表明,当AFC电路工作时,PLL锁定时间为7μs,其中,频率粗调节时间约为4μs。
唐亚男江金光
关键词:锁相环
Wide band low phase noise QVCO based on superharmonic injection locking
2016年
A wide band, injection-coupled LC quadrature voltage control oscillator is presented. In the proposed circuit, two oscillators are injection locked by coupling their second-order harmonics in anti-phase, forcing the outputs of two oscillators into a quadrature phase state. As the common-mode point sampling the second har- monic frequency, flicker noise of the tail current is suppressed, the phase noise is reduced .The proposed design accomplishes a wide tuning frequency range by a combination of using a 5-bit switch capacitor array (SCA) for discrete tuning in addition to linearly varying AMOS varactors for continuous tuning. The proposed design has been fabricated and verified in a 0.18/zm TSMC CMOS technology process. The measurement indicates that the quadrature voltage controlled oscillator has a 41.7% tuning range from 3.53 to 5.39 GHz. The measured phase noise is 127.98 dBc/Hz at 1 MHz offset at a 1.8 V supply voltage with a power consumption of 12 mW at a carrier frequency of 4.85 GHz.
许亚兰江金光刘江华
关键词:QVCOWIDEBAND
基于超谐波注入锁定的低相噪QVCO的设计被引量:2
2015年
对基于注入锁定的正交压控振荡器(QVCO)电路进行了研究和分析,设计了一个低相位噪声、低相位误差的QVCO电路,该电路由两个电感电容压控振荡器(LC VCO)在正交相位进行超谐波耦合,通过一个频率倍增器在交叉耦合对的共模信号点注入同步信号。通过对相位误差公式的推导,提出了降低相位误差的方法,由于该电路在共模点采用二倍频取样,抑制了尾电流的闪烁噪声,降低了相位噪声。电路基于TSMC 0.18μm互补金属氧化物半导体(CMOS)工艺实现,测试结果表明,当谐振频率从4.5 GHz调谐到4.9 GHz时,在电源电压为1.8 V时,电路消耗功率为13 m W,1 MHz频偏处的单边带(SSB)相位噪声为-129.95 d Bc/Hz,与传统的QVCO相比,噪声性能得到了改善。
许亚兰江金光刘江华
关键词:倍频器相位误差相位噪声
一种新型低功耗的多输出带隙基准电路被引量:2
2016年
为了满足不同场合的要求,设计了一种新型低功耗的多输出带隙基准电路。该电路通过新型的带隙基准架构,不仅实现了多输出的要求,还去除了复杂的放大器电路,降低噪声,达到减少功耗的目的。仿真结果表明,电源电压在2.08~5 V之间变化时,电源电压调整率为0.4 m V/V;常温时,低频电源抑制比可达85.6 d B;温度在-40~80℃时,温度系数为42.7 ppm/℃,在输出电压为1.25 V时可以得到0.20、0.98、1.37、1.47、1.95 V五个基准输出。电路采用CSMC 0.5μm CMOS工艺进行流片验证,测试结果进一步表明电源电压调整率较小。
何伟欣江金光
关键词:带隙基准电路多输出低功耗
A novel dimmable LED driver with soft-start and UVLO circuits
2015年
A fully integrated LED driver based on a current mode PWM boost DC-DC converter with constant output current is proposed. In order to suppress the inrush of current and the overshoot voltage at the start up state, a soft-start circuit is adopted. Additionally, to adjust the LED brightness without color variation over the full dimming range and achieve high efficiency, a PWM dimming circuit is presented. Furthermore, to keep the loop stability of the LED driver, an internal slope compensation network is designed to avoid the sub-harmonic oscillation when the duty cycle exceeds 50%. Finally, a UVLO circuit is adopted to improve the reliability of the LED driver against the input voltage changing. The LED driver has been fabricated with a standard 0.5/xm CMOS process, and only occupies 1.21 × 0.76 mm^2. Experimental results show that the brightness of the LED can be adjusted by an off- chip PWM signal with a wide adjusting range. The inductor current and output current increase smoothly over the whole load range. The chip is in the UVLO condition when the input voltage is below 2.18 V and has achieved about 137 μs typical start-up time.
江金光谭高建张泽宇周细凤
关键词:UVLO
低杂散锁相环中鉴频鉴相器与电荷泵的设计被引量:4
2016年
采用TSMC 0.18μm混合CMOS工艺,设计了一种应用在1.571GHz GNSS接收机中低杂散锁相环的鉴频鉴相器与电荷泵电路。鉴频鉴相器采用两相非重叠时钟结构和延时可控电路,实现了鉴频鉴相器的延时失配最小化和导通时间可调,在降低杂散的同时消除死区。电荷泵采用4路控制信号和1路可控充电和放电电路,有效地优化了电流失配和电荷泵电流的大小,进一步降低锁相环的杂散。测试结果表明,在电源电压为1.8V,电荷泵电流为100μA时,延时失配和充放电电流失配近似为0,杂散为-71.77dBc@16.375 MHz。
李森江金光
关键词:鉴频鉴相器电荷泵低杂散电流失配
一种用于低功耗GNSS接收机的新型正交LMV电路被引量:1
2016年
设计了一种用作GNSS接收机射频前端的正交LMV模块。通过层叠复用低噪声放大器、混频器和压控振荡器,实现了电流复用,使不同的模块共用同一偏置电流,在满足GNSS接收机性能指标的前提下,大大降低了电路功耗。采用改进的双平衡VCO负载结构,避免了本振泄漏问题,提高了电路的稳定性。基于主流0.18μm CMOS工艺,采用Cadence Spectre软件对电路进行仿真验证。仿真结果表明,在1.3V电源电压、输入信号为GPS L1频点的1.575GHz射频信号下,4 MHz中频频率处测得的噪声系数为3.0dB,转换增益为34dB,输入3阶交调点为-20dBm,在1 MHz处的相位噪声为-110dBc/Hz,且功率仅为2.2mW。
熊智慧江金光
关键词:GNSS接收机射频前端低功耗电流复用
共2页<12>
聚类工具0